1. Legend
1.1. Priority Importance indicators
1.1.1. High Priority
1.1.2. Medium Priority
1.1.3. Low Priority
1.2. Flags and Icons
1.2.1. Flags
1.2.2. Icons
1.3. Task Completion indicators
1.3.1. Not Started
1.3.2. 25% complete
1.3.3. 50% complete
1.3.4. 75% complete
1.3.5. Done
2. Notes
3. Goals
3.1. Understand PCI express standard
3.1.1. overview of PCIe architecture: (transaction layer, data link layer, physical layer)
3.1.2. transaction layer
3.1.3. data link layer
3.1.4. physical layer
3.1.4.1. logical sub-block
3.1.4.1.1. byte striping logic / byte de-striping logic
3.1.4.1.2. scramber/de-scramber
3.1.4.1.3. 8b10b encoder/decoder
3.1.4.1.4. serialize/deserialize
3.1.4.1.5. muxer
3.1.4.2. electrical sub-lock
3.1.4.3. question?
3.1.4.3.1. received/transmit clock recovery PLL
3.1.4.4. Initialization and training
3.1.4.4.1. deadline 19-Oct
3.1.4.5. Clock recovering
3.1.5. references: PCIe spec 2.1, PCIe system architecture
3.2. Master Xilinx ISE design suite
3.2.1. installation
3.2.1.1. on home-machine (ok)
3.2.1.2. on company-machine (ok)
3.2.1.3. fake time to use the expried licenses
3.2.1.3.1. install on virtual-machine
3.2.2. develop some basic blocks and synthesize them using Xilinx ISE
3.2.2.1. synthesis basic blocks by Xilinx XST
3.2.2.2. simulate them by Mentor Questasim
3.2.2.3. chose Plan Ahead TCL tool flow
3.2.2.3.1. create/open a project
3.2.2.3.2. design entry: import design
3.2.2.3.3. synthesis design
3.2.2.3.4. export the synthesized design
3.2.2.3.5. post-synthesis simulation
3.2.2.3.6. next plan
3.2.2.4. basic block library
3.2.2.4.1. 8b10b encoder/decoder
3.3. Try Xilinx-provided PCIe controller
3.4. Try/Find Xilinx-provided PCIe driver
3.4.1. Try/Find Xilinx-provided dirver
3.4.1.1. VC705, VC707, VC709 sample projects
3.4.2. Try Matlab's Data acquisition toolbox
3.5. Design our own PCIe controller
3.5.1. create basic block library
3.5.1.1. write the DTI_LIB blocks' wrappers
3.5.1.2. implement our own blocks' cores
3.5.1.3. test our own basic-block library
3.5.1.3.1. simulate the Dynamo-Memory-Controller family using our own basic block library
3.5.2. create the testbench reference model