Computer System Structure

Get Started. It's Free
or sign up with your email address
Computer System Structure by Mind Map: Computer System Structure

1. Storage Structure

1.1. Main memory

1.1.1. only large storage media

1.2. Secondary Storage

1.2.1. extension of main memory that provide nonvolatile storage capacity

2. Storage Hierarchy

2.1. Storage system

2.1.1. speed

2.1.2. cost

2.1.3. volatility

2.2. Caching

2.2.1. for copying and faster storage

3. Dual Mode Operation

3.1. User Mode

3.1.1. user program executes in user mode.

3.1.2. certain areas of memory are protected from user access,

3.1.3. certain instruction may not be executed

3.2. Kernel Mode

3.2.1. monitor executes in kernel mode.

3.2.2. privileged instructions may be executed.

3.2.3. protected ares of memory may be accessed.

4. Protection

4.1. I/O

4.1.1. user must executes a system call that perform I/O

4.2. Memory

4.2.1. Base register

4.2.1.1. holds the smallest legal physical memory address

4.2.2. Limit register

4.2.2.1. contains the size of the range

4.3. Hardware address

4.3.1. OS allow to load user's program into user's memory, to access and modify parameters of system calls.

4.4. CPU

4.4.1. Load-timer is a privileged instruction

4.4.2. When timer interrupts, control transfers to the operating system.

5. Computer System Operation

5.1. consists of one or more cpu and number device controllers

5.2. each device controller has a local buffer

5.3. CPU and device controllers can execute concurrently

5.4. Interrupt indicates the ocurrence of an event from either the hardware or software

6. Interrupt Handling

6.1. When CPU is interrupted, it stops what it's doing and transfers execution to fixed location.

6.2. Interrupt vector provide the address of the interrupt service routine for the interrupting device .

6.3. Separate segments of code

6.4. OS preserves the state of the CPU

6.5. After the interrupt is serviced, the saved return address is loaded into the program counter.

7. Synchronous I/O Structure

7.1. only support one I/O at a time

7.2. wait instruction idles the CPU until next interrupt

7.3. one I/O request is outstanding at a time

8. Asynchronouse I/O

8.1. can support multiple I/O setting

8.2. CPU must be fully utilize

8.3. OS indexes into I/O device table to determine status and modify table entry to include interrupt